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 
Abstract—Phasor Measurement Units (PMUs) are 
measurement devices long used in transmission systems and 
today even more essential for a proper monitoring of 
distribution grids. The expected massive penetration of 
distributed energy resources (DERs) is slowly taking place, 
carrying along a new set of challenges that put to test 
traditional instruments and requiring more performance 
and flexibility to adapt to this evolving scenario. Cheap 
devices based on single board computer (SBC) are proving 
to be a valid alternative to traditional PMU architectures, 
able to combine together high-performance, great 
versatility and low-cost. However, such devices lack a 
proper modeling of their measurement errors that 
conversely would be extremely useful for improving their 
design and evaluate their performance in accordance with 
the relevant standards. The paper intends to fill this gap by 
discussing the error sources and their effects on the 
observed signals. An analysis of error statistics is presented, 
in order to give a more complete metrological 
characterization.  
 
Index Terms—Phasor measurement units, Power system 
measurements, Power grid, Measurement uncertainty, System 
modeling, Error analysis, Error correction, Error compensation 
 
I. INTRODUCTION 
ROM their first use at the beginning of 90s till the current 
date, PMUs have undergone a great mutation. Their first 
adoption in transmission networks (TN) aimed to detect 
possible oscillation between generators and describe the power 
flow across the network [1]. Used to monitor a unidirectional 
power flow in high inertia grids, early PMU prototypes [2] were 
low-rate data acquisition systems (DAQs) with simplified 
demodulation schemes borrowed from the radio signal domain 
to work in quasi-static conditions around the main phasor 
frequency. With the increasing penetration of distributed 
energy resources (DER), the current distribution networks (DN) 
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are facing a growing bidirectional power flow that introduces 
additional dynamics to the network, resulting in enhanced 
short-time power fluctuations and faster frequency variations. 
Furthermore, the much smaller phase differences as a result of 
the reduced line lengths at the distribution scale and the more 
complex network topology demand a greater number of 
measuring devices and at the same time improved measurement 
accuracy [3]. Considering that in the last decade the number of 
deployed PMUs across U.S. and Canada has grown by a factor 
of more than ten, from 200 research-grade PMUs to more than 
2500 production-grade [4], it is easy to understand how 
traditional PMUs would constitute an unbearable burden for the 
distribution system operators (DSO). 
As a consequence, a great variety of low-cost solutions are 
emerging in the recent years, ranging from high-performance 
FPGA [5] boards to open platform solutions like the OpenPMU 
project [6], which is based on National Instruments NI-DAQ 
data acquisition devices. Despite their stated cost around 1000$ 
results much lower than traditional instruments, still it is too 
high for a realistic deployment in DN. Recent researches [7], 
however, are focusing on PMU architectures based on system 
on chip (SoC), embedded solutions which are proving to 
provide acceptable performance while further reducing the 
hardware cost by one order of magnitude. The SoC category 
can be further split in single board microcontroller and single 
board computer (SBC), consequently leading to different PMU 
design approaches. Microcontrollers are very efficient when 
performing specific tasks, they support hardware interrupts and 
real-time events, but they require a dedicated firmware. 
Conversely, the operating system (OS) running on an SBC can 
potentially provide greater flexibility and versatility in adapting 
to a rapidly evolving scenario. However, this comes at the cost 
of losing real-time control on the interrupts. In both cases, the 
main accuracy challenges arising from the use of cheap SoC 
consist in the synchronization of the sampling base with the 
pulse-per-second (PPS) signal, in the stability of the sampling 
base itself and on the conversion stage. 
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Regarding the microcontroller approach, authors in [8] 
present a solution based on an ARM Cortex-M4 that makes use 
of the three embedded ADC and of an external GPS module. 
However, tests have been performed only in static conditions 
and without considering environmental effects. In [9] authors 
mainly improve the previous solution by proposing a PID 
controller connected to the PPS for resampling the acquired 
waveform in the correct time instants. In both cases, though, the 
monitoring of currents and voltages in a tri-phase system would 
require multiple boards. 
In the SBC approach, two main strands can be identified. A 
first class of OS-based PMU solutions rely on the Beagle Bone 
Black (BBB) board, an ARM-based architecture running Linux 
operating system. Authors in [10] and [11] have analyzed the 
performance of this board with respect to the cascade execution 
of two state-of-the-art real-time algorithms for synchrophasors 
estimation, i.e. the Interpolated DFT (IpDFT) and the Taylor-
Fourier Transform (TFT). Their analysis reports a processing 
time smaller than 20 ms, supporting its possible use in the 
development of low-cost instruments for large-scale grid 
monitoring. However, the authors also highlight the need for an 
ad-hoc acquisition and synchronization stage, a solution 
adopted in the newer version of the OpenPMU [12]. In this case, 
the authors implemented a GPS-disciplined ADC with the aid 
of an external digital PLL (DPLL) and by leveraging two 
programmable real-time units (PRU) embedded in the BBB 
processor for implementing those real-time tasks hardly 
handled by the operating system. This mechanism has been 
furtherly improved in [13] by removing the DPLL and 
implementing a software-based low-jitter servo clock directly 
inside one of the PRUs. 
A second class of OS-based PMU solutions relies on the 
well-known Raspberry Pi board (RPi), a widely adopted multi-
purpose ARM platform running Raspbian OS, a free Linux 
distribution optimized for its hardware. Its versatility emerges 
for instance from its adoption for educational purposes: for 
example, in conjunction with Matlab Simulink blocks, it is used 
to propose laboratory exercises on PMU algorithms for 
undergraduate students in UK and Mexico [14]. A concrete 
application of a RPi as fully functional PMU was introduced 
with the LoCo PMU [15], where the authors present a low-cost 
device that integrates an external DAQ board and a GPS 
module. The solution to the synchronization problem consists 
in this case in the direct triggering of the DAQ acquisition by 
using the PPS from the GPS module. The authors also discuss 
the calibration of such device over the entire signal chain, from 
the instruments transformer to the PMU [16]. A recent 
evolution of the same device relies [17] on a dedicated 
conversion stage rather than on a third party DAQ, on an 
innovative software PLL based on a Kernel module and on the 
use of the internal pulse width modulation block (PWM) to 
generate the sampling base. 
However, to the best of the author’s knowledge, a clear 
modeling from the design perspective of the measurement error 
generation mechanisms in SBC and of their influence on the 
errors specified by the standard IEEE C37.118.1 is still missing 
in literature and therefore discussed in this work with the aim 
of improving design and calibration techniques. 
The paper is structured as follows. In Section II the authors 
describe the error mechanisms with respect to the last 
mentioned SBC-based PMU solution. In Section III and IV 
respectively the adopted experimental setup is described and 
the performed uncertainty analysis is detailed. Finally, results 
are discussed in Section V and conclusions are presented in 
Section VI.  
II. ERROR MODEL 
The signal chain of a PMU system, as shown in Fig. 1, can 
be subdivided in three blocks: sensor, data acquisition system 
and signal processing algorithm. Given their sequential nature, 
errors introduced in a block inevitably propagate to the 
following, cumulating on the final measurement. 
 
Fig. 1. PMU signal chain: voltage/current transformer (left), synchronized 
data acquisition system (center) and phasor estimation (right) 
Errors introduced by the transducers contribute significantly 
to the overall uncertainty, typically in the range of the class of 
accuracy declared by the manufacturer. However, no much 
room for improvements is left since they are usually 
commercial solutions to be used as-is. On the other hand, a great 
variety of phasor estimation algorithms is already available in 
literature, whose comparative performance can be evaluated by 
means of either numerical simulation [18][19] or test bed 
characterization [20]. A separate discussion is required for the 
acquisition block, where PLL closed loop compensation 
techniques make very difficult, if not impossible, to clearly 
separate the error contributions. Conversely, in the investigated 
RaspberryPi-based PMU implementation discussed in [17], 
each error source can be clearly defined and characterized. 
The proposed model of the investigated PMU data 
acquisition system can be subdivided into four blocks as shown 
in Fig. 2: the input anti-aliasing filter (AAF), the analog-to-
digital converter (ADC), the time-reference module (GPS) and 
the single board computer (RPi). For each block, the direct 
effect of influence factors on the measured signals can be 
identified. 
 
Fig. 2. Synchronized DAQ architecture of the RaspberryPi-based PMU 
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In the following, real signals are treated using their 
equivalent analytic representation, which allows for a 
simplification of notation and computations, and for an easy 
generalization of the concept of phasor from time-invariant 
amplitude, phase and frequency to time-variable parameters. 
For a real input signal  
 𝑥(𝑡) = 𝐴 cos(2𝜋𝑓𝑡 + 𝜑) (1)  
with 𝐴 and 𝜑 respectively the amplitude and phase of a periodic 
signal at the frequency 𝑓, the corresponding analytic signal is 
 𝑥𝑎(𝑡) = 𝐴𝑒
𝑗𝜔𝑡+𝜑 = 𝐴𝑒𝑗𝜑𝑒𝑗𝜔𝑡 = X𝑒𝑗𝜔𝑡 (2)  
where the time-invariant component X is called phasor. The 
original signal can always be recovered from the analytic signal 
by extracting the real part 
 𝑥(𝑡) = ℜ{𝑥𝑎(𝑡)} = ℜ{X𝑒
𝑗𝜔𝑡}  . (3)  
In the case of time-variable parameters, the phasor X can be 
extended to the more general form of complex envelope 
 X(𝑡) = 𝑥𝑎(𝑡)𝑒
−𝑗𝜔𝑡 = 𝐴(𝑡)𝑒𝑗𝜑(𝑡)  , (4)  
which can be obtained as baseband demodulation of the analytic 
signal, also known as dynamic phasor. The parameters 𝐴(𝑡) and 
𝜑(𝑡) now respectively identify an amplitude and a phase 
modulation of the carrier signal and therefore take the name of 
instantaneous amplitude and instantaneous phase. 
The input signal 𝑥(𝑡) in (1) is first fed into the AAF, to which 
corresponds a convolution in the time-domain with the filter 
impulse response ℎ(𝑡) 
 𝑦(𝑡) = (𝑥 ∗ ℎ)(𝑡)  , (5)  
equivalently expressed in analytic form as 
 𝑦𝑎(𝑡) = X?̇?𝑒
𝑗𝜔𝑡 = Y𝑒𝑗𝜔𝑡  (6)  
where ?̇? = H𝑒𝑗𝜑 is the Fourier transform of ℎ evaluated in a 
specific 𝜔 and Y is the complex envelope of the filtered signal. 
Hence, the filtered signal 𝑦(𝑡) is converted to digital by the 
ADC block, whose output can be described as a linear 
combination of the input via a static transfer characteristic with 
gain 𝐺 and offset 𝑉𝑂𝑆. However, the offset value has no 
theoretical meaning in the context of phasors and practical 
effect for PMU operations limited to possible spectral leakage. 
This effect should be taken into account on case-by-case basis 
in relation to the adopted phasor estimation algorithm. For this 
reason it is not taken into account on the output-sampled signal. 
 The RPi is responsible for generating the sampling base for 
the ADC. It implements a synchronization mechanism of the 
time base with the time reference that is conceptually similar to 
a PLL, however without using any kind of close loop control. 
The time reference information generated by the GPS module 
is carried by the pulse-per-second (PPS) signal, mathematically 
defined by (7) as an infinite ideal pulse train 𝛿𝑝 with period 𝑇 
 𝛿𝑝(𝑡) = ∑ 𝛿(𝑡 − 𝑘𝑇)  ,
∞
𝑘=−∞
 (7)  
where 𝛿(𝑡) is the Dirac delta function. At the same time, the 
hardware PWM block inside the RPi microcontroller is 
responsible for generating the conversion time base 
 𝛿𝑠(𝑡) = ∑ 𝛿(𝑡 − 𝑛𝑅𝑇𝑠)  ,
∞
𝑛=−∞
 (8)  
an infinite pulse train with period 𝑅𝑇𝑠, where 
 𝑅 =
?̂?𝑠
𝑇𝑠
=
𝐹𝑠
?̂?𝑠
 (9)  
is the ratio of the nominal sampling frequency 𝐹𝑠 to the actual 
sampling frequency ?̂?𝑠, a deviation due to the oscillator 
accuracy and its drifts with temperature and age that results in 
a scaling of the time axis. Because of this deviation (9), the 
synchronism between the time base and the time reference 
cannot be retained with time and the two signals drift with 
respect to each other. The developed software PLL consists of 
a Kernel module that detects the interrupts generated by the PPS 
signal in quasi real-time and realigns the PWM time base. 
Therefore, equation (8) can be rewritten accordingly as 
 𝛿𝑠(𝑡) = ∑ 𝛿(𝑡 − 𝑛𝑅𝑇𝑠)
𝑁𝑠
  , (10)  
a finite pulse train of 𝑁𝑠 = 𝑇 𝑇𝑠⁄  pulses with approximate total 
duration 𝑇, where the approximation to 𝑁𝑠 pulses holds for an 
absolute deviation smaller than the actual time base period 
 |𝑅 − 1| ⋅ 𝑁𝑠 < 1  . (11)  
For each PPS pulse, denoted with subscript 𝑘, the software PLL 
triggers the sequence (10) after a random delay 𝜏𝑘. The result is 
the sampling base used to drive the ADC 
 𝑐𝑙𝑘𝑘 = ∑ 𝛿(𝑡 − 𝑛𝑇𝑠𝑅 − 𝜏𝑘)
𝑁𝑠
|
𝑡 ∈ [𝑘,𝑘+1[⋅𝑇
 (12)  
The delay 𝜏𝑘 is the result of two combined random processes: 
the OS synchronization jitter and the PPS jitter. However, the 
PPS jitter of the GPS module is typically in the order of 10 ns, 
almost three orders of magnitude smaller than the OS 
synchronization jitter and thus can be considered negligible. 
The result of the software PLL is a reset of the combined effects 
of the synchronization and time base error every second, a 
simple mechanism that results quite effective, provided that the 
total error over the period does not exceed the synchronization 
error threshold defined by the standard IEEE C37.118.1. 
 The resulting sampled signal can finally be expressed as the 
product of (5) with the convolution of (7) and (12) 
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 𝑧(𝑡) = 𝑦(𝑡)𝐺 ∑ ∑ 𝛿(𝑡 − 𝑛𝑇𝑠𝑅 − 𝑘𝑇 − 𝜏𝑘)
𝑁𝑠
∞
𝑘=−∞
, (13)  
and the corresponding analytic representation over an arbitrary 
PPS interval 𝑘 as 
 
𝑧𝑎(𝑡) = Y𝐺𝑒
𝑗𝜔𝜏𝑘𝑒𝑗𝜔𝑅𝑡
= Y[𝐺𝑒𝑗𝜔𝜏𝑘𝑒𝑗𝜔(𝑅−1)𝑡]𝑒𝑗𝜔𝑡
= X[𝐺?̇?𝑒𝑗𝜔𝜏𝑘𝑒𝑗𝜔(𝑅−1)𝑡]𝑒𝑗𝜔𝑡
= Λ̇X𝑒𝑗𝜔𝑡
= Z𝑒𝑗𝜔𝑡
 (14)  
where 
 Λ̇ = ∏ Λ𝑖 ⋅ 𝑒
𝑗𝜑Λ𝑖 = Λ̇𝐻 ⋅ Λ̇𝐺 ⋅ Λ̇𝑅 ⋅ Λ̇𝜏 (15)  
represents the combined response of the measuring system and 
the subscripts 𝑖 refer to the each of the previously discussed 
effects of 𝐺, 𝐻, 𝑅 and 𝜏𝑘. 
A further multiplication of (14) by the term 𝑒−𝑗𝜔𝑡 allows 
conceptually the subsequent extraction of the baseband 
information contained in the system output 
 Z = Λ̇ ⋅ X   , (16)  
an operation that is carried out by different algorithms with 
variable performance and whose discussion falls outside the 
scope of this work. 
Wherever necessary, equation (16) provides a means for 
compensating the effect of the measuring system. In principle, 
a further product of Z by the inverse of the system response 
?̇? = 1 Λ̇⁄ , would restore the original phasor X 
 Z = ?̇? ⋅ X = X   ⇔    ?̇? = ?̇? ⋅ Λ̇ = 1   . (17)  
However, the system response Λ̇ is not known and must be 
measured. Therefore, its true value is not known, but only its 
observed value Λ̂̇, which can be regarded as a random variable 
with a given probability density function (PDF) and a standard 
deviation induced by the PDF of the errors. In terms of errors, 
this corresponds to an error on both the amplitude and the phase 
 
𝑒Λ = Λ̂ − Λ   
𝑒𝜑Λ = ?̂?Λ − 𝜑Λ   .
 (18)  
Consequently, the known value of the compensated response is 
 
?̂̇? = Λ̂̇ ⋅ ?̇?
=
(Λ + 𝑒Λ) ⋅ 𝑒
𝑗(𝜑Λ+𝑒𝜑Λ)
Λ ⋅ 𝑒𝑗𝜑Λ
= (1 +
𝑒Λ
Λ
) ⋅ 𝑒𝑗𝑒𝜑Λ
= (1 + 𝑒𝑟Λ) ⋅ 𝑒
𝑗𝑒𝜑Λ    ,
 (19)  
which can be written using a more compact notation as 
 ?̂̇?  ≅  𝑒𝑒𝑟Λ ⋅ 𝑒𝑗𝑒𝜑Λ  =  𝑒𝑒𝑟Λ+𝑗𝑒𝜑Λ    . (20)  
The approximation (1 + 𝑒𝑟Λ) ≈ 𝑒
𝑒𝑟Λ  can be obtained for 
𝑒𝑟Λ ≪ 1 by truncating the Taylor expansion 𝑒
𝑥 = 1 + 𝑥 +
1
𝑥2
… 
at the second term. 
The errors on the observed value of ?̇? are defined with 
respect to its ideal values of unity magnitude and null phase 
 
𝑒𝐹 = ?̂? − 1 = 𝑒𝑟Λ   
𝑒𝜑𝐹 = ?̂?𝐹 − 0 =    𝑒𝜑Λ   .
  (21)  
Therefore, the observed value of the compensated output is 
 Ẑ =  ?̂̇? ⋅ X = [(1 + 𝑒𝑟Λ) ⋅ 𝑒
𝑗𝑒𝜑Λ] ⋅ X  , (22)  
and the residual errors introduced by the system on the 
amplitude and phase of the input phasor are 
 
𝑒Z = |Ẑ| − |X| = 𝑒𝐹 ⋅ X
𝑒𝜑Z = ?̂?Z − 𝜑X = 𝑒𝜑F    .
  (23)  
The uncertainty on the compensated output Ẑ can be defined 
only after assigning to all the error terms in (23) a state-of-
knowledge distribution, i.e. a probability density function that 
represents their statistical information as random variables. 
Consequently, for each identified system response, Λ̂̇ can be 
expressed in terms of true value and error as 
 Λ̂̇ ≅ Λ̂ ⋅ 𝑒𝑒𝑟Λ ⋅ 𝑒𝑗(?̂?Λ±𝑒𝜑Λ)  , (24)  
where the true values are replaced by their expected value Λ̅ and 
?̅? and the errors are replaced with the uncertainties uΛ and u𝜑Λ 
associated to the standard deviation of their respective PDF. 
Hence, the standard uncertainties on the output amplitude and 
phase are 
 
u(Z) =
uΛ
Λ
⋅ X
u(𝜑Z) = u𝜑Λ    .
 (25)  
where uΛ, u𝜑Λ are the standard deviations of the PDF of 𝑒Λ, 𝑒𝜑Λ, 
respectively. 
The above discussed error model can be related to the two 
main errors defined in the standard IEEE C37.118.1-2011 [21]. 
The Total Vector Error (TVE) is defined as the normalized 
module of the error vector between the observed and the true 
phasor, whereas the Frequency Error (FE) is the module of the 
absolute error on the estimation of a measured signal frequency. 
Applying (22) to the definition of the TVE allows to evaluate 
the effect of the measuring system response directly on the TVE 
 TVE = |
Ẑ − X
X
| = |?̂̇? − 1|   . (26)  
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Conversely, the effect of the system on the estimation of an 
unknown frequency 𝑓 and thus on the FE cannot be expressed 
in terms of phasor error, but rather with respect to the oscillator 
accuracy defined in (9) by the gain error 𝑅 
 FE = |𝑓 − 𝑓| = |𝑓 − 𝑓 ⋅
𝐹𝑠
?̂?𝑠
| = 𝑓 ⋅ |1 − 𝑅|   . (27)  
The limits imposed by the standard for these two errors under 
steady-state conditions are 1% and 5 mHz for the TVE and FE 
respectively, for both M and P class PMUs. 
III. EXPERIMENTAL SETUP 
All measurements described in the following are carried out 
using a NI USB-6356 board by National Instruments, a high-
performance DAQ device with synchronous mixed-signals IO 
capabilities up to 1 MS/s. The analog accuracy of the device is 
assessed according to the procedure described in the device 
specifications [22]. It is evaluated for a single sample over the 
full range of ±10 V, within 1 °C from the auto-calibration and 
for a temperature change of 20 °C from the last external 
calibration. Calculated values are 262 ppm and 311 ppm 
respectively in acquisition and generation mode. The 
manufacturer also declares a timing resolution of 10 ns and a 
timing accuracy of 50 ppm of the sample rate, which results in 
a phase accuracy of 15.7 nrad at 50 Hz for the maximum sample 
rate. The overall effect of the assessed accuracy is quantifiable 
in a maximum total vector error (TVE) of 0.041% and 0.044% 
respectively in acquisition and generation mode, and a 
maximum frequency error (FE) of 2.5 mHz, both appropriate 
for conformance testing of PMU based on the standard IEEE 
C37.118.1. 
 
Fig. 3. Experimental setup scheme: Cntr0 is used to measure the 
synchronization delay of the PLL. Cntr1 is used to measure the frequency 
deviation R or to generate the sampling base in the ADC characterization 
The device under test (DUT) is a Raspberry Pi 3 (Model B) 
single board computer equipped with the PMU hardware-on-
top previously presented in (25). The performance of the PMU 
system is mainly defined by the following components: 
 SoC: Broadcom BCM2837, a 64-bit quad-core 
  ARM Cortex-A53 CPU running at 1.2 GHz 
 RAM: Elpida Memory, 1 GB LowPower-DDR2 
  SDRAM at 400 MHz 
 ADC: Texas Instruments ADS8588S, a bipolar 
  input 16-bit simultaneous sampling SAR 
  converter with throughput up to 200 kSPS 
 GPS: Skylab SKG09BL, with 10 ns RMS timing 
  accuracy of the PPS signal 
In order to assess the repeatability of measured performance, 
tests are carried out over three DUT with same configuration. 
 For the assessment of the temperature influence on the 
oscillator stability, tests are performed inside an MK 53 
environmental simulation chamber by BINDER, suitable for 
heat and cold testing in the range from -40 °C to 180 °C with a 
maximum temperature error over the entire range of ±2.0 K. 
IV. UNCERTAINTY ANALYSIS 
In order to implement the compensation technique described 
at the end of Section II, it is essential to characterize first the 
four error sources defined in (15). The methodology approach 
followed for the analysis of each source is discussed for sake of 
clarity in separate subsections. 
A. ?̇?𝑯 - Response of the AAF block 
The frequency response of the anti-aliasing filter can be 
evaluated either experimentally or analytically. However, the 
latter approach is widely adequate in the characterization of a 
simple first-order low-pass filter. In this case, given 
 𝐻(𝑗𝜔) =
1
1 + 𝑗𝜔𝜏
 (28)  
the AAF transfer function with a time constant 𝜏 = 𝑅𝐶, the 
magnitude and the phase frequency responses are 
 
H ≡  |𝐻| =
1
√1 + 𝜔2𝜏2
𝜑 ≡  ∠𝐻 = − tan−1(𝜔𝜏)   .
 (29)  
Hence, by applying the uncertainty propagation formula to (29) 
it is possible to define the standard uncertainty of both the phase 
and the magnitude responses as 
 
uH = u𝜏 ⋅ H
3𝜔2𝜏
u𝜑 = u𝜏 ⋅ H
2𝜔   ,
 (30)  
where u𝜏 = √𝑅2u𝐶
2 + 𝐶2u𝑅
2  is the uncertainty of the time 
constant and u𝐶 , u𝑅 are respectively the standard uncertainty 
associated with the tolerance of the resistor 𝑅 and the capacitor 
𝐶 used in the filter. In terms of phasor notation, the effect 
introduced by the AAF response at a given frequency can be 
written as 
 
Λ̂̇𝐻 =                      Ĥ ⋅ 𝑒
𝑗?̂?
= [1 ± u𝑟H] ⋅ H ⋅ 𝑒
𝑗[𝜑 ± u𝜑]
≅                      H ⋅ 𝑒u𝑟H ⋅ 𝑒𝑗[𝜑 ± u𝜑]   .
 (31)  
Considering a filter cutoff frequency 𝑓𝑡 two orders of 
magnitude higher than the line frequency 𝑓, the resulting 50 
ppm magnitude attenuation is substantially negligible on the 
TVE, whereas the –10 mrad phase shift introduced by the filter 
accounts alone for 1% TVE and thus must be compensated. 
Similarly, if selecting passive components with standard 
tolerance (i.e. 10% capacitors and 1% resistors), the calculated 
uncertainty on the magnitude and on the phase response is 5.8 
© 2020 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future 
media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or 
redistribution to servers or lists, or reuse of any copyrighted component of this work in other works 
C. G. C. Carducci, G. Lipari, N. Giaquinto, F. Ponci and A. Monti, "Error Model in Single Board Computer based Phasor 
Measurement Units," in IEEE Transactions on Instrumentation and Measurement. (doi: 10.1109/TIM.2020.2967245) 
ppm and 0.58 mrad respectively. It follows that compensating 
only for the phase shift would result in a residual 
uncompensated error 
 Λ̂̇𝐻 = H ⋅ 𝑒
±u𝑟H ⋅ 𝑒±𝑗u𝜑 ≈ 𝑒±u𝑟H±𝑗u𝜑  (32)  
that contributes for less than 0.06% to the TVE. If improved 
accuracy is required, further compensating for the magnitude 
attenuation and reducing the passive components tolerance by 
one order of magnitude (i.e. 1% capacitors and 0.1% resistors), 
would result in a 0.006% residual error on the TVE. 
B. ?̇?𝑮 – Response of the ADC block 
The overall accuracy and repeatability of the analog-to-
digital conversion process does not only depend on the 
specifications of the ADC in strict-sense, but also on the 
influence of the analog front-end. The repeatability depends on 
the noise of the system and can be defined with dynamic 
specifications like the signal-to-noise ratio (SNR), total-
harmonic-distortion (THD) and spurious-free dynamic range 
(SFDR), whereas the accuracy can be defined by a static 
characteristic with gain 𝐺 and offset 𝑉𝑜𝑠 that combines together 
the following effects 
 actual LSB size resulting from the voltage reference 
 ADC loading effects on the analog front-end 
 amplification/attenuation stage used to match the 
sensor output swing with the ADC full-scale 
 signal ground mismatches due to parasitic resistance 
Gain and offset do not account for the ADC nonlinearity, which 
has two contributions, quantization error and integral 
nonlinearity (INL). Quantization error introduces a quantization 
noise floor with RMS value equal to 𝑄/√12, being 𝑄 the LSB 
size: this noise adds up in quadratic mean to the RMS system 
noise. Integral nonlinearity introduces spurious harmonics but, 
by definition, does not affect the sinusoidal signal at the 
fundamental frequency that is object of investigation. 
The characterization of the block is carried out by measuring 
the ADC output 𝑣𝑜 while sweeping the channel input 𝑣𝑖 over 
the full-scale range (FS), and using the equation 
 𝑣𝑜 = 𝐺 ⋅ 𝑣𝑖 + 𝑉𝑜𝑠 (33)  
where the output voltage is directly obtained from the nominal 
value of the voltage reference as 𝑣𝑜 = CODE ⋅ 𝑉𝑟𝑒𝑓 2
𝑛⁄ . 
In order to preserve the timing alignment of generated and 
acquired samples, the DAQ board simultaneously generates 
both the analog signal and the sampling base used by the ADC. 
The maximum slew-rate SR that can be adopted to perform the 
sweep test under static conditions in a time 𝜏𝑟 over the range 
FS, can be estimated by evaluating the errors on the static 
characteristic introduced by the AAF block 
 
𝑒𝐻,𝐺 = |𝐻𝜔𝑟| − 1
  𝑒𝐻,𝑜𝑠 = −SR ⋅ Δ𝑇 = −SR ⋅ Δ𝜑 ⋅ 𝜏𝑟       ,
 (34)  
where Δ𝑇 is time delay corresponding to the phase shift Δ𝜑 
introduced by the filter at the angular sweep frequency 𝜔𝑟, 
bound by the relation 
 SR =
FS
𝜏𝑟
= 𝜔𝑟 ⋅ FS =
Δ𝜑
Δ𝑇
 FS   . (35)  
Considering a sweep duration five orders of magnitude higher 
than the time constant of the filter, equivalent to a slew-rate of 
6.3 V/s and a sweep time of 3.2 s, the resulting 0.05 ppb gain 
error is largely negligible as well as the -200 µV offset error 
being less than one LSB of the DAQ board. 
After acquiring N samples of the ADC output voltage with 
respect to the input voltage, the gain 𝐺 and the offset voltage 
𝑉𝑂𝑆 are determined via linear regression with OLS method by 
solving the problem 
 𝒗𝒐 = 𝑿𝛽, 𝛽 = [
𝑉𝑜𝑠
𝐺
] (36)  
where 𝛽 is the parameters column vector, 𝒗𝒐 is the Nx1 vector 
of the measured output values and 𝑿 = [𝟏  𝒗𝒊] is the Nx2 matrix 
of the regressors, in which the values of the input 𝒗𝒊 are 
introduced. The variance of the estimator ?̂? can be obtained by 
the covariance matrix 
 𝑲 =
RSS
N − 2 
(𝑿′𝑿)−1 ≅ 𝜎?̂?
2𝑰𝟐 , (37)  
where RSS is the residual sum of squares and (N − 2) the 
number of degrees of freedom of the unbiased sample variance, 
evaluated from the residual 𝒗𝒐 − 𝑿?̂? assuming homoscedastic 
errors. Additional statistics on the inter-channels and inter-DUT 
parameters dispersion are obtained through simultaneous 
characterization of all channels of each DUT with a common 
input signal. If 𝑋 is a random variable over the sample space of 
the DUTs, the conditional sample variance and the total sample 
variance can be defined as 
 
𝜎𝛽𝑋
2 = 𝔼[𝜎2(?̂?|𝑋)]
𝜎𝛽
2 = 𝔼[𝜎2(?̂?|𝑋)] + 𝜎2(𝔼[?̂?|𝑋])
 (38)  
and the following relation holds 
 𝜎?̂? ≪ 𝜎𝛽𝑋 ≤ 𝜎𝛽   , (39)  
being 𝜎𝛽𝑋
2  the expected variance of 𝛽 while averaging over all 
values of 𝑋 and 𝜎𝛽
2 the sample variance of 𝛽 from the law of 
total variance. In fact, 𝜎?̂? is mainly the result of the noise of the 
system and of the ADC non-linearity, which is usually much 
smaller than the tolerances between channels of the same DUT 
accounted for by 𝜎𝛽𝑋. The additional term in 𝜎𝛽 then accounts 
for the tolerance between different DUTs. Conversely, from the 
law of total expectation, the parameters expected value can be 
simply estimated as the average of all the conditional expected 
values 
 ?̅? =  𝔼[𝛽] = 𝔼[𝔼[𝛽|𝑋]] = [
?̅?𝑜𝑠
?̅?
]  , (40)  
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which converges to 𝔼[𝛽] for the dominated convergence 
theorem. However, the effect introduced by the conversion 
block can be expressed with respect to the only statistical 
properties of the gain error, whereas the offset error can be 
neglected if the compensation is applied in the phasor domain 
rather than in time domain. In terms of phasor system response 
the effect of the conversion block is 
 
Λ̂̇𝐺 = ?̂? ⋅ 𝑒
𝑗?̂?
= [1 ± u𝑟𝐺] ⋅ ?̅? ⋅ 𝑒
𝑗0 ≅ ?̅? ⋅ 𝑒±u𝑟𝐺    ,
 (41)  
where u𝑟𝐺 is the relative standard uncertainty associated to 𝜎𝛽 
and the phase term is null given the intrinsic static nature. 
TABLE I 
STATISTICS OF THE ADC BLOCK 
 𝔼[⋅] 𝜎?̂? 𝜎𝛽𝑋 𝜎𝛽 
𝑒𝑉   (μV) -269 2 212 255 
  𝑒𝐺   (ppm) -4459 3 66 134 
Comparative tests performed on different DUTs have 
confirmed (see TABLE I) experimentally what expected in 
(39). Results also show that the expected value of the gain 
would alone result in a TVE equal to 0.43 %. However, after 
compensation, the residual effect of the gain uncertainty would 
contribute to the TVE to the extent of only 0.013 %. 
C. ?̇?𝑹 – Response of the PWM block 
The accuracy of the time base directly affects the frequency 
error FE as previously discussed in Section II, but its deleterious 
effects additionally manifest on the TVE in the form of a 
cyclostationary process whose magnitude oscillates at a 
frequency equal to the FE. In the discussed architecture, the 
PLL keeps the TVE under control by periodic synchronization 
of the time base with the PPS, but if correctly characterized it 
can be also compensated. 
The time base accuracy is assessed via One Counter method 
by measuring the generated sampling frequency 𝐹𝑠 in the range 
5-50 kHz. For each period 𝑇𝑠 of the unknown frequency, the 
DAQ primary counter counts the 𝑁 edges of the internal known 
time base 𝐹𝑘 (100 MHz) and the time base deviation 𝑅 is 
estimated in accordance to (9) as 
 ?̂?𝑠 =
𝑁
𝐹𝑘
= 𝑁𝑇𝑘    ⟶    𝑅 =
?̂?𝑠
𝑇𝑠
   . (42)  
Since the error 𝑒𝑅 is proportional to the measured frequency, 𝑁𝑠 
measurements are averaged for each 𝐹𝑠 in order to keep the 
maximum error on the mean 𝑒?̅? below 1 ppm 
 𝑒𝑅 = 𝑅 − 1 =
?̂?𝑠 − 𝑇𝑠
𝑇𝑠
=
𝑇𝑘
𝑇𝑠
   ⟶    𝑒?̅? =
𝑒𝑅
√𝑁𝑠
   . (43)  
Statistics over 𝑅 can then be calculated by performing 
comparative test on different DUTs and under different 
environmental conditions, with the purpose to assess the board-
to-board dispersion 𝜎𝑅𝑋
2  and the temperature dependence 𝜎𝑅𝑇
2  
 
𝜎?̂?
2 = 𝔼[𝔼[𝜎2(𝑅|𝑋)]|𝑇]
𝜎𝑅𝑋
2 = 𝔼[𝜎2(𝑅|𝑋)] + 𝜎2(𝔼[𝑅|𝑋])
𝜎𝑅𝑇
2 = 𝔼[𝜎2(𝔼[𝑅|𝑋]|𝑇)] + 𝜎2(𝔼[𝔼[𝑅|𝑋]|𝑇])  ,
 (44)  
where 𝑇 is a random variable over the sample space of the 
operating temperature range 0-50 °C. The following relation 
between the estimated parameter dispersion is found to hold 
 𝜎?̂? ≤ 𝜎𝑅𝑋 ≤ 𝜎𝑅𝑇   , (45)  
being the standard deviation of the estimator fixed by the 
measurement technique and the variation among different 
boards smaller than the thermal drifts. In terms of phasor 
notation, the response of the PWM block is 
 
Λ̂̇𝑅 = 𝑒
𝑗𝜔(?̂?−1)𝑡
= 𝑒𝑗𝜔([?̅?±u𝑅]−1)𝑡
= 𝑒𝑗𝜔(?̅?𝑅±u𝑅)𝑡
 (46)  
where u𝑅 is the relative standard uncertainty associated to 𝜎𝑅𝑇 
and the variable 𝑡 reflects the time dependence of the effect. 
Results of the test on different DUTs (see TABLE II) have 
shown that the time base inaccuracy under all the test conditions 
affects the FE with an expected value of 801 µHz, but it can be 
reduced to 115 µHz after compensation. 
TABLE II  
STATISTICS OF THE PWM BLOCK 
 𝔼[⋅] 𝜎?̂? 𝜎𝑅𝑋  𝜎𝑅𝑇  
𝑒?̅?  (ppm) -16.0 0.98  3.67 
T
em
p
er
at
u
re
 (
°C
) 
0 -19.9  2.72  
10 -19.0  2.68  
20 -17.3  2.47  
30 -14.2  1.93  
40 -13.2  1.42  
50 -12.5  1.40  
As previously mentioned, the time base inaccuracy manifests 
also on the TVE in the form of a cyclostationary process, whose 
maximum magnitude can be evaluated over the synchronization 
interval of the time base with the PPS. A maximum TVE value 
equal to 0.5 % has been found at 1 s delay from the PPS over 
the entire temperature range, which can be reduced to 0.11 % 
after compensation. However, a more accurate compensation 
can be obtained if a temperature sensor is available on-board. 
D. ?̇?𝝉 – Error of the PLL block 
The delay introduced by the PLL in restarting the time base 
after the PPS interrupt has occurred, has an intrinsic stochastic 
nature being the result of the OS process scheduling activity. 
Purpose of the characterization is to assess how the OS activity 
affects the synchronization delay 𝜏 by quantifying the effect of 
the underlying mechanisms. Therefore, besides the normal Idle 
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state, the test is iterated under each of the following four stress 
conditions: 
 CPU performs calculations of the function sqrt 
 IO commits all scheduled data via low-level I/O 
  system calls to non-volatile storage buffer 
  using standard sync system calls 
 HDD writes (delete) 1 MB block data on (from) the 
  storage via standard write/unlink system calls 
 VM dynamically allocates (free) 256 kB memory 
  blocks via standard malloc/free system calls. 
In addition, all test are performed using the same system image 
cloned on two SD cards with different speed class: a Class 4 
and a Class 10 respectively with minimum sequential writing 
speed of 4 MB/s and 10 MB/s. 
The synchronization delay is assessed via Two-Signal Edge-
Separation method by measuring the time delay between the 
rising edges of the PPS on the Aux input and the first conversion 
pulse after synchronization on the Gate input of the DAQ board. 
The active edge on the Aux input triggers the internal counter, 
which counts the 𝑁 edges of the internal known time base 𝐹𝑘 
until an active edge on the Gate input is detected. Similarly to 
(42), the delay is then calculated as 
 𝜏 =
𝑁
𝐹𝑘
= 𝑁𝑇𝑘    ⟶    𝑒𝜏 = 𝑇𝑘 . (47)  
where the maximum error is equal to the time base period. In 
terms of phasor notation, the response of the PLL block is 
described by a pure random phase delay 
 Λ̂̇𝜏 = 𝑒
𝑗𝜔?̂? (48)  
where the statistics of ?̂? are calculated over 1000 measurements 
for each stress condition. Except for the VM stress test, all the 
obtained PDFs, whose Q-Q plot are reported in Fig. 4, show a 
normal distribution that extends over 3𝜎 on the negative tail and 
1𝜎 on the positive one. The lower bound is evidently the result 
of the minimum time required to handle the interrupt, whereas 
the positive skew is related to the unpredictable OS activity.  
 
Fig. 4. Q-Q plot of the synchronization delay under different conditions 
The only relevant difference observed in the test on different 
SD is – as expected – during the HDD stress test: an increment 
in the mean value of the delay of almost 10 % for the Class 4 
SD. The most deleterious effect is reported in conjunction with 
the Virtual Memory stress test, suggesting to limit the number 
of dynamic operations on the memory. Conversely, the CPU 
and IO stress test report a beneficial effect with respect to the 
Idle state, suggesting to disable the CPU frequency scaling to 
obtain improved and more repeatable performance. 
TABLE III  
STATISTICS OF THE PLL BLOCK 
Test Min Max Mean Stdmean Mode Stdmode 
Idle 4.55 14.65 6.59 1.07 6.31 1.11 
CPU 3.16 9.94 4.02 0.69 3.87 0.70 
IO 3.60 8.30 4.25 0.67 4.12 0.68 
HDD 6.64 15.59 7.95 0.49 7.93 0.50 
VM 3.12 20.94 7.67 1.93 6.00 2.55 
All values are in microseconds  
Statistics results reported for sake of clarity in TABLE III, 
show a maximum delay introduced by the system under all 
conditions below 20 µs, which corresponds to a maximum TVE 
equal to 0.62 %. Results also show a minimum delay of 3.1 µs 
that can be considered to all effects as a systematic error 
affecting the TVE to the extent of 10 %, but alternative 
compensations can be taken into account by considering for 
instance the maximum measured mean value. 
V. RESULTS AND VALIDATION 
The discussed error model is validated in an extended test 
session of the duration of 30 s. Over this period, the DAQ board 
is responsible for the synchronous generation of the analog and 
the PPS signals, while the DUT performs the acquisition of the 
same signal in parallel on the eight input channels. As result, 
the test generates 240 uncorrelated sub-sequences on which 
statistics are first calculated and then compared with the model. 
First, both the phasor Z associated to the acquired signal in 
(13) and the phasor X of the reference 10 V amplitude signal are 
estimated over a sliding window of duration 𝑇𝑝 = 1 𝑓⁄  by 
calculating the Fourier coefficient (49) of the first harmonic for 
a nominal frequency 𝑓 of 50 Hz, where 𝑠(𝑡) is the analyzed 
signal and 𝑛 is the harmonic order. 
 𝑐𝑛(𝑡) =
2
𝑇𝑝
∫ 𝑠(𝑡) ⋅ 𝑒−𝑗2𝜋𝑛𝑓𝑡𝑑𝑡
𝑡+𝑇𝑝
𝑡
 (49)  
TABLE IV  
SYSTEM RESPONSE MODEL PARAMETERS 
Symbol Mean 
Standard 
Uncertainty 
Description Unit 
𝑒P -4429 255 AAF phase error µrad 
𝑒H -9.81 1.13 AAF gain error ppm 
𝑒G -4459 134 ADC gain error ppm 
𝑒R -16.02 3.67 PWM gain error ppm 
𝑒τ -7.93 0.7 PLL delay error µs 
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Subsequently, using the values obtained from the error 
characterization, summarized for sake of clarity in TABLE IV, 
the combined expected system response and the associated 
uncertainty are estimated in (50), where the maximum 
combined uncertainty must be evaluated by taking all the terms 
with the same sign. 
 
𝑒Λ̅ = 𝑒
(𝑒H+𝑒G)+𝑗(𝑒P+𝜔𝑡𝑒R+𝜔𝑒𝜏)
uΛ = 𝑒
(uH±uG)+𝑗(uP±𝜔𝑡uR±𝜔u𝜏)
 (50)  
Hence, the TVE associated to the acquired signals and its mean 
are computed together with the TVE expected from the model. 
The error obtained over the entire session interval is sliced 
between two consecutive PPS instants and shown in Fig. 5. 
 
Fig. 5. Total Vector Error measured over 240 sequences (gray), mean 
value (black) and expected value from the model (red) 
The TVE is then recalculated after applying the proposed 
compensation method to the entire sequence. Results reported 
in Fig. 6 show the mean value of the residual TVE after 
compensation, together with the associated Type A expanded 
uncertainty expressed at 99.9% confidence level using a 
coverage factor of 𝑘 = 3.3. In addition, the Type B uncertainty 
predicted by the model with the same confidence interval is also 
reported for sake of comparison. 
 
Fig. 6. Residual Total Vector Error after compensation (gray), mean value 
(black), worst case residual from the model (red solid) and 
confidence interval (red dashed) 
The simulated error closely matches the measured one both 
qualitatively and quantitatively, resulting in a reduction of the 
average TVE of more than one order of magnitude. 
Furthermore, the simulated uncertainty equals the measured 
one when the PPS synchronization occurs, thus suggesting a 
proper modelling of the involved effects. Whereas its linear 
increment accounts for extreme thermal drifts of the local 
oscillator that might lead to a progressive cumulation of the 
phase shift between the reference and the measured phasor if 
not compensated with respect to the actual temperature. 
The resulting 0.0556 % residual error after compensation can 
be further decomposed in 48 ppm magnitude error and 0.03° 
angle error, approximately half and three times the respective 
the 0.0001 per-unit voltage and 0.01° angle accuracy values 
reported by NASPI [23] for the ARPA-E µPMU. A similar 
consideration also applies to the accuracy predicted by the 
model: 134 ppm standard uncertainty on the magnitude and 
0.09° on the angle. However, the increased angle uncertainty 
has to be ascribed to the uncompensated thermal drift of the 
local oscillator, which can be largely cancelled if a temperature 
compensation based on the values in TABLE II is implemented. 
VI. CONCLUSION 
Errors in PMU architectures based on SBCs can be easily and 
effectively described by the proposed error model. Besides 
defining a small subset of measurable quantities that can be 
easily ascribed to well identified mechanisms, the model is able 
to both match the observed error with a high degree of accuracy 
and to provide a maximum boundary to the same. The residual 
average TVE of 0.055 %, more than one order of magnitude 
smaller than the maximum threshold fixed by the standard, is a 
very significant result if considered that was achieved on cheap 
and general-purpose platform based on a non-real-time OS. 
Furthermore, it can be further decreased after characterization 
of the sole PLL delay error for a specific implementation of the 
phasor estimation algorithm, for which the values in Table III 
should be used as guidelines for optimal code development. 
 The proposed model can be extended to those PMU 
architectures that rather make use of closed-loop PLL based on 
a local oscillator, however in that case it would not be possible 
to consider the time base deviation and the PPS synchronization 
delay as two uncorrelated quantities. 
 The model presented in this paper results also of great value 
for design purposes. In fact, it allows for a clear quantification 
of each single error contribution, which can be treated 
separately with ad-hoc design solutions aimed to reduce its 
impact. 
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